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Abstract
Engineering neural network systems are best known for their abilities to adapt to the changing
characteristics of the surrounding environment by adjusting system parameter values during the learning
process. Rapid advances in analog current-mode design techniques have made possible the
implementation of major neural network functions in custom VLSI chips. An electrically programmable
analog synapse cell with large dynamic range can be realized in a compact silicon area. New designs of
the synapse cells, neurons, and analog processors are presented. A synapse cell based on Gilbert
multiplier structure can perform the linear multiplication for back-propagation networks. A double
differential-pair synapse cell can perform the Gaussian function for radial-basis network. The synapse
cells can be biased in the strong inversion region for high-speed operation or biased in the subthreshold
region for low-power operation. The voltage gain of the sigmoid-function neurons is externally
adjustable which greatly facilitates the search of optimal solutions in certain networks. Various building
blocks can be intelligently connected to form useful industrial applications. Efficient data communication
is a key system-level design issue for large-scale networks. We also present analog neural processors
based on Perceptron architecture and Hopfield network for communication applications. Biologically
inspired neural networks have played an important role towards the creation of powerful and intelligent
machines. Accuracy, limitations, and prospects of analog current-mode design of the biologically
inspired vision processing chips and cellular neural network chips are key design issues.
I. Introduction
Rapid progresses in the research of intelligent information processing paradigms, architectures,
and electronic hardware implementations based on artificial and biologically-inspired neural net-
work models have helped to establish a rich knowledge base for practical applications. Studies
of engineering neural network models Were motivated by the investigation of human perceptron.
The Von Neumann computing approach incorporates a single central processing unit and the main
memory unit. It can execute instructions sequentially with a reasonable speed and accuracy for
conventional data-processing applications. However, these digital machines, when packaged in a
small physical size, can not perform computationally-intensive tasks with satisfactory performance
in such areas as intelligent perceptron, including visionary and auditory signal processing, recog-
nition, understanding, and logical reasoning where human being and even living animals can do a
superb job.
Recent advances in artificial and biological neural networks research have provided excited evi-
dence for high-performance information processing with a more efficient use of computing resources.
The secret lies in the design optimization at various levels of computing and communication. Each
neural network system consists of massively paralleled and distributed signal processors with every
processor performing very simple operations. Large computational capabilities of these systems
are derived from collectively parallel processing and efficient data routing through well-structured
interconnection networks. Two different operation modes are associated with a typical neural
information processing network: the data retrieving process and the learning process.
IL General Properties
Many important issues need to be carefully addressed in constructing electronic neural network
systems:
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g1. A balanced exploration on the computing algorithms and architectures which are suitable for
digital VLSI implementations and analog networks;
2. Emphasis of both artificial neural networks and biologically-inspired neural models; and
3. Solving real-world, large-scale problems.
In electronic implementation, the options are digital, analog, a combination of both, or pulsed-
stream forms. Analog approaches can be divided into continuous-time [1, 2, 3], and discrete-time
schemes [4, 5]. In continuous-time analog VLSI, some additional options arise relating to the
operation mode of transistors: weak inversion [6] and strong inversion [7]. The pulsed-stream
approach [8] is more biologically motivated than other approaches. Lyon and Mead [9] described
the VLSI implementation of an analog electronic cochlea for speech recognition. Koch et al. [10]
reported a real-time chip for computer vision and robotics. Satyanarayana et al. [11] presented
a reconfigurable analog VLSI neural chip for general-purpose applications. Hollis and Paulos [12]
proposed a current-summing neuron with binary data registers. Boser and Sackinger [13] presented
an analog neural chip for hand-written character recognition. Fang, Sheu, et al. [14] presented a
mixed-signal neural network processor chip for self-organizing networks.
There are three basic neural network architectures: the iterative networks, the multi-layer per-
ceptron networks, and the self-organizing networks. The iterative neural networks, which are also
called recurrent neural networks, are promising for temporal pattern recognition and generation.
Recurrent neural networks can solve optimization problems because of their constraint-satisfaction
capabilities. Data is retrieved from an iterative network through associative recalling. Represen-
tative iterative networks include the Hopfield network [15] and bidirectional associative memory
[16]. In a multi-layer perceptron network, supervised learning [17] is used. The effective errors for
the output layer and hidden layers are calculated from the actual outputs and expected outputs.
Synapse weights are updated according to the delta rules or the derivatives. Layered neural net-
works are effective for spatial pattern recognition. The multi-layer perceptron networks are widely
used in industrial applications.
A self-organizing network consists of two layers of neurons: the input layer and the competitive
layer, which is also called the output layer [18]. A winner-take-all function is performed among
the neurons in the competitive layer. The self-organizing network has the desirable property of
effectively producing spatially organized presentation., of various features of the input signals. [19.].
Competitive learning depends on the compehtlon among the output neural units. Self orgamzatlon
is required in several image and vision processing applications such as pattern recognition, vector
quantization for image compression, and motion estimation. In addition, it may be applied in the
selection of optimal inference paths in symbolic computers. Such an application can systematically
reduce the knowledge inference operation from an NP complete problem to a much simplified
problem in a very e_cient way.
III. Analog Building Blocks
Power consumption, required silicon area, and the number of packaged pins are also important
figures of merit in practical hardware implementation. The required silicon area for a given function
will be gradually decreased with the advances of microelectronic fabrication technologies. Therefore,
the number of packaged pins for information communication could become a fundamental limitation
for information exchange. Each package pin can be shared by several functional outputs through
time-multiplerdng scheme or frequency-multiplexing scheme,
A. Memory in Synapse Cells
An important component in hardware implementation of learning is memory. In analog
neural network processor chips, synapse weight information can be stored in various formats.
In the early design, fixed-resistance synapses were implemented with the well regions or
an amorphous-silicon layer. Complementary-MOS transmission gates were also proposed
to achieve programmable synapse resistance. Continuous-time synthesized resistance [20] is
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made of four MOS transistors which are connected in a cross-coupled fashion. The threshold
voltage mismatch effect is minimized by using symmetric control voltage.
A basic transconductance amplifier which is made of five MOS transistors requires a simple
control signal for the programmable synapses [8]. Such a compact and programmable synapse
provides the first- and third-quadrant multiplication capability. The synapse weight can be
stored on the gate capacitance and refreshed periodically. A modified wide-range Gilbert
multiplier is suitable for general-purpose programmable synaptic operation because it provides
four-quadrant multiplication capability [21]. Long-term memory information can be stored in
the floating-gate devices fabricated by a special EEPROM technology [22] or by a conventional
double-polysilicon technology for analog circuits for over 20 years in room temperature [23].
B. Neurons
The summed synaptic current is converted to the voltage through a current-to-voltage con-
verter. The feedback resistance of the converter can be implemented with six MOS transis-
tors. The voltage gain of the neurons can be controlled continuously to perform the hardware
annealing operation [24, 25] for the quick searching of optimal solutions in nonlinear opti-
mization applications. Such a hardware implementation of mean-field annealing can be used
in recurrent neural networks and multi-layered perceptron networks to avoid local minima
problems.
C. Winner-Take-All Circuit
A high-precision VLSI winner-take-all circuit can achieve high-speed operation by biasing
transistors in the strong-inversion region. It uses the cascade configuration to significantly
increase the competition resolution and maintain a high speed operation for a large-scale
network. The total bias current increases in proportion to the number of circuit cells so that
a nearly constant response time is achieved. In addition, a unique dynamic current steering
method is used to ensure only a single winner exists in the final output. Experimental results
of the prototype chip fabricated by a 2-#m CMOS technology show that a cell can be a winner
if its input is larger than those of the other cells by 15 mV. The measured response time
is around 50 nsec at a 1-pF load capacitance. This analog winner-take-all circuit is a key
module in the competitive layer of self-organization neural networks.
D. Radial-Basis Function Circuit
The circuit schematic diagram and transistor sizes for a Gaussian function synapse cell is
shown [26]. This circuit consists of MOS differential pair and several arithmetic computational
units in the current-mode configuration. Transistors with non-minimum channel lengths are
used to avoid the channel-length modulation effect. The input voltage is applied to the gate
terminal of one transistor in the differential pair and the synapse weight value is stored on
the capacitance at the gate terminal of the other transistor. Measured results of the Gaussian
synapse cell are shown.
IV. Design Methodology
Mixed-signal VLSI implementation is suitable for novel signal processing applications such as
image restoration [45] and optical flow computing [46]. The mixed analog-digital circuit design
techniques are used to take advantages of efficient numerical computation in analog domain with
long-distance communication in digital data bus. The multiplexed scheme can also be used to
transmit signals over a long distance in an electronic system. Additional system-level integration
results can be found in [47].
Hybrid approach using combined analog dynamics and digital logic represents very powerful
and appealing design. For example, the programmable CNNs proviae a new quality of artificial
neural networks through a kind of analog software, a simple way to solve CNN algorithms. In our
design, we give the network instructions and templates information just like we had done with the
general-purpose CPU. The whole system will work like a SIMD machine and each local cell will
execute the given commands to accomplish the functions we want. There are two distinct portions
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but they both use the analog and digital circuits. One part is consisted of global digital control
circuits and global analog memory; the other one has one duplications in each local cell which
contains small local control circuits and local analog and digital memory. A timing diagram of the
global digital circuit is shown in figure 8.
One other novel way to implement the neural network is a hybrid neurocomputer that utilized
electro-optic components for the input processing and analog electronics for implementation of
the remainder of the transfer function. This type of neurocomputer was shown to be capable of
successfully implementing simple Hopfield neural networks with weight values restricted to the set
{-1, 0, +1_. B. Softer et. al also developed a first all-optical neurocomputer [27].
V. Cellular Neural Network
i. General
A cellular neural network (CNN) is a continuous-time or discrete-time artificial neural network
that features a multi-dimensional array of neuron cells and local interconnections among the
cells. The basic CNN proposed by Chua and Yang [28, 29] in 1988 is a continuous-time network
in the form of an n-by-m rectangular-grid array where n and m are the numbers of rows and
columns, respectively. However, the geometry of the array needs not to be rectangular and
can be such shapes as triangle or hexagon [30]. A multiple of arrays can be cascaded with an
appropriate interconnect structure to construct a multi-layered CNN. Structural variations of
the continuous-time, shift-invariant, rectangular-grided network include discrete-time CNN
[31], CNN with nonlinear and delay-type templates [32], etc. CNN and its variations provide
a natural and universal model of analog processor arrays on a geometrical grid. Their local
connectivity and regular structure appear most efficient for electronic implementation for
high-speed, real-time applications. Several hardware implementations of the CNN have been
reported in the literatures [33]-[39].
2. Hardware Annealing
The hardware-based annealing technique [25], has an analogy to the metallurgical annealing
in the metallurgy and simulated annealing in the Boltzmann machine, which are the optimal
stochastic procedures. It is a paralleled, electronic version of the deterministic mean-field
learning rule [42, 43] directly incorporated with the Hopfield neural network or CNN. It is
a dynamic relaxation process for finding the optimum solutions in the recurrent associative
neural networks such as Hopfield network and CNN. Even with a correct mapping of the
cost function onto a neural network, the desired combinatorial solution is not guaranteed
because a concave optimization problem always involves a large number of local minima. True
combinatorial solutions can be achieved by applying the hardware-based annealing technique
with which the global minimum of E is found in a real-time speed.
3. Applications
The CNN's can be used in many computation-intensive, adaptive signal processing applica-
tions. Due to its two-dimensional array architecture, CNN's are suitable for real-time image
processing applications in the following areas [30].
(a) Image processing: Feature extraction, motion detection & estimation, path tracking,
collision avoidance, and mage halffoning,
(b) 3-D surface analysis- Min/max detection and gradient estimation,
(c) Solving partial differential equations,
(d) Non-visual data imaging: Thermographic images, antenna array images, and medical
maps and images::
A CNN has similar collective computational behaviors with Hopfield neural networks. Thus,
the quadratic nature of the Lyapnov function allows us to map it into optimization problems
[41, 43].
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VI. Conclusion
There is a strong need to develop new neural network architectures and design techniques to
extend the size of electronic implementation to a larger scale for solving real-world problems in
science, engineering, and business. Extension of the hardware annealing to large-scale networks
for complex problems is highly desirable. Chip-level and system-level packaging technologies will
be crucial for future computing machines with one-million-unit neural networks on silicon wafers
that interact with the external environment and change the structures adaptively. Reusable soft-
ware modules and hardware modules are to be invented. For large scientific problems, neural
networks with 10 tera connection updates per second will be needed. A flexible framework for
representing various kinds of information efficiently and effectively will be the key for successful
hardware/software co-designed systems.
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